

(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 1 282 101 A1

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:

05.02.2003 Bulletin 2003/06

(51) Int Cl.7: G09G 3/28, G09G 3/32

(21) Application number: 02016290.5

(22) Date of filing: 23.07.2002

(84) Designated Contracting States:

AT BE BG CH CY CZ DE DK EE ES FI FR GB GR
IE IT LI LU MC NL PT SE SK TR

Designated Extension States:

AL LT LV MK RO SI

(30) Priority: 30.07.2001 JP 2001229005

(71) Applicant: Pioneer Corporation
Meguro-ku, Tokyo (JP)

(72) Inventor: Tsuchida, Masami,

c/o Pioneer Corporation

Tsurugashima-shi, Saitama 350-2288 (JP)

(74) Representative:

Manitz, Finsterwald & Partner GbR

Postfach 31 02 20

80102 München (DE)

(54) Display apparatus with automatic luminance adjustment function

(57) A display apparatus is capable of displaying an image at a proper luminance based on an input video signal without being influenced by temperature changes or time-dependent changes. The display apparatus is provided with a monitoring circuit constituted by a monitoring luminescent device, a reference current source of a reference drive current for causing the monitoring luminescent device to emit light at a luminance of K%,

a transistor for supplying the reference drive current to the monitoring luminescent device, and a switch for connecting an output end of the reference drive current and a control end of the transistor. An input video signal is corrected to have a level according to the voltage value on the control end of the transistor driving the monitoring luminescent device when the luminance indicated by the video signal is K% of a maximum luminance level.

FIG. 3





FIG. 4



Description

BACKGROUND OF THE INVENTION

1. Field of the Invention

[0001] The present invention relates to a display apparatus including mounting an active matrix type display panel.

2. Description of Related Art

[0002] Nowadays, an electroluminescent display apparatus (hereinafter referred to as "the EL display apparatus") incorporating a display panel that uses organic electroluminescent devices (hereinafter referred to as "EL devices") as luminescent devices carrying pixels has been attracting attention. A simple matrix drive type and an active matrix drive type are known as the driving scheme for the display panel of the EL display apparatus. The active matrix drive type EL display apparatus is advantageous in that it consumes less power and incurs less cross talk among pixels, as compared with the simple matrix type, making it particularly suitable for a large-screen display or a high-definition display.

[0003] Fig. 1 schematically shows the construction of an active matrix drive type EL display apparatus.

[0004] The EL display apparatus shown in Fig. 1 is constructed of a display panel 10 and a drive unit 100 for driving the display panel 10 in response to a video signal V_L .

[0005] The display panel 10 has an anode power bus line 16, a cathode power bus line 17, scanning lines or scanning electrodes A_1 through A_n for n horizontal scanning lines of one screen, and m data lines or data electrodes B_1 through B_m disposed to cross the scanning lines. A power potential V_c is applied to the anode power bus line 16, while a ground potential GND is applied to the cathode power bus line 17. Furthermore, EL elements $E_{1,1}$ through $E_{n,m}$ carrying the pixels are formed at the intersections of the scanning lines A_1 through A_n and the data lines B_1 through B_m in the display panel 10.

[0006] Fig. 2 shows an example of the internal construction of an EL unit E formed at the intersection of a scanning line A and a data line B.

[0007] Referring to Fig. 2, the scanning line A is connected to a gate G of a field effect transistor (FET) 11 for selecting scanning lines, a data line B being connected to a drain D thereof. A gate G of a FET 12 acting as a light emission drive transistor is connected to a source S of the FET 11.

The power potential V_c is applied to a source S of the FET 12 via the anode power bus line 16, and a capacitor 13 is connected between the gate G and the source S. Furthermore, an anode end of an EL device 15 is connected to a drain D of the FET 12. The ground potential GND is applied to the cathode end of the EL device 15 via the cathode power bus line 17.

[0008] The drive unit 100 selectively applies scanning pulses to the scanning lines A_1 through A_n of the display panel 10 in sequence. In synchronization with the application timings of the scanning pulses, the drive unit 100 also generates pixel data pulses DP_1 through DP_m on the basis of the video signal V_L corresponding to each of the horizontal scanning lines, and applies the generated pulses to the data lines B_1 through B_m . Each of the pixel data pulses DP has a pulse voltage based on the luminance level indicated by the video signal V_L . Pixel data is written to the EL devices connected to the scanning line A to which a scanning pulse is applied. The FET 11 in the EL unit E to which the pixel data is written turns ON in response to the scanning pulse, and applies the pixel data pulse DP supplied via the data line B to the gate G of the FET 12 and the capacitor 13. The FET 12 produces a light emission drive current based on the pulse voltage of the pixel data pulse DP and applies the produced current to the EL device 15. With the light emission drive current, the EL device 15 emits light at a luminance based on the pulse voltage of the pixel data pulse DP. Meanwhile, the capacitor 13 is charged by the pulse voltage of the pixel data pulse DP. The charging operation maintains the capacitor 13 at the voltage level corresponding to the luminance level indicated by the video signal V_L , causing pixel data to be written. When the pixel data has been written, the FET 11 turns OFF to stop the supply of the pixel data pulse DP to the gate G of the FET 12. However, the voltage held at the capacitor 13 mentioned above continues to be applied to the gate G of the FET 12, so that the FET 12 continues to supply the light emission drive current to the EL device 15. This means that, even after the writing of the pixel data has been completed, the EL device 15 continues to emit light at a luminance based on the luminance level indicated by the video signal V_L .

[0009] On the other hand, the characteristics of the FET 11, the FET 12, and the EL device 15 vary according to temperature or with time. This has been posing a problem in that, if, for example, an ambient temperature changes, then the light emission drive current passing through the EL device 15 does not reach a desired current value, so that the EL device 15 cannot emit light at a proper luminance based on a received video signal.

SUMMARY OF THE INVENTION

[0010] The present invention has been made in view of the problem described above, and it is an object of the invention to provide a display apparatus capable of displaying images at proper luminances based on a received video signal independently of changes in temperature or time.

[0011] To this end, according to the present invention, there is provided a display apparatus incorporating a display panel constituted by luminescent pixel units arranged in a matrix pattern, each of the luminescent pixel units including a first transistor for generating a drive

current based on a video signal, and a luminescent device that emits light at a luminance based on the drive current, the display apparatus having a monitoring luminescent device, a reference current source generating a reference drive current that causes the monitoring luminescent device to emit light at a luminance of K% of a maximum luminance level, a second transistor for supplying the reference drive current to the monitoring luminescent device, a switch for connecting an output end of the reference drive current in the second transistor and a control end of the second transistor, and a video signal corrector for correcting the video signal so that a voltage value on a control end of said first transistor is equal to the voltage value on the control end of the second transistor when the luminance indicated by the video signal is K% of the maximum luminance level.

BRIEF DESCRIPTION OF THE DRAWINGS

[0012]

Fig. 1 is a schematic diagram of an active matrix drive type EL display apparatus;
 Fig. 2 shows an example of an internal construction of an EL unit E carrying pixels;
 Fig. 3 shows the construction of the active matrix drive type EL display apparatus in accordance with the present invention;
 Fig. 4 shows the configuration of a gate voltage monitoring circuit 200;
 Fig. 5 shows the construction of another embodiment of the EL display apparatus according to the present invention;
 Fig. 6 shows the configuration of a gate voltage monitoring circuit 200' provided in the EL display apparatus shown in Fig. 5; and
 Fig. 7 shows an example of the internal construction of an EL unit E equipped with the functions of the gate voltage monitoring circuit 200.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0013] The embodiments of the present invention will be explained in detail with reference to the accompanying drawings.

[0014] Fig. 3 shows the construction of the active matrix drive type EL display apparatus in accordance with the present invention.

[0015] Referring to Fig. 3, the EL display apparatus in accordance with the present invention is constructed of a display panel 10, a drive unit 150 for driving the display panel 10, a gate voltage monitoring circuit 200, and an adder 300.

[0016] The display panel 10 has an anode power bus line 16, a cathode power bus line 17, scanning lines A_1 through A_n for n horizontal scanning lines of one screen, and m data lines B_1 through B_m disposed such that they

cross the scanning lines. A power potential V_c is applied to the anode power bus line 16, while a ground potential GND is applied to the cathode power bus line 17. Furthermore, EL devices $E_{1,1}$ through $E_{n,m}$ carrying the pixels are formed at the intersections of the scanning lines A_1 through A_n and the data lines B_1 through B_m in the display panel 10. The internal construction of the EL unit E is the same as that shown in Fig. 2 described above, so that the explanation thereof will be omitted.

[0017] The gate voltage monitoring circuit 200 is formed in the vicinity of the display panel 10.

[0018] Fig. 4 shows the configuration of the gate voltage monitoring circuit 200.

[0019] Referring to Fig. 4, a drain D of a field effect transistor (FET) 202 and a source S of a FET 203 are connected to one end of the monitoring EL device 201, while a reference current source 204 is connected to the other end thereof.

The reference current source 204 generates a predetermined reference current I_{REF} to be passed through the EL device 201. The reference current I_{REF} is 50% of a current amount that is supplied to cause the EL device 201 to emit light at a maximum luminance level. This means that, when the reference current I_{REF} is supplied, the EL device 201 emits light at a luminance of 50% of its maximum luminance level. A power potential V_c is applied to the source S of the FET 202 via the anode power bus line 16, and a capacitor 205 is connected between a gate G and a source S. The FET 203 acts as a "switch" and turns ON when a sample pulse SP is supplied to the gate G thereof. A sample holding circuit 206 is provided so that it captures and stores the voltage at the gate G of the FET 202 at the time when the sample pulse SP is supplied to the FET 203, and outputs the voltage as a gate voltage VG.

[0020] More specifically, when the sample pulse SP is supplied, the sampling process takes place as follows. Since the FET 203 is switched ON when the sample pulse SP is supplied, electrical connection is made between the gate G and the source S of the FET 202. In this state, the reference current I_{REF} is allowed to flow through the FET 202 and the EL device 201. The gate voltage VG of the FET 202 is derived according to the relationship between the drain current I_d and the gate-source voltage V_{gs} , generally depicted by a V_{gs} - I_d characteristics curve (in this case $V_{gs}=VG$, $I_d=I_{REF}$). When the FET 203 turns OFF after having turned ON, the voltage VG at the gate of the FET 202 is held by the capacitor 205. The sampling process described above is however repeatedly performed in order to accurately measure the gate voltage VG which may be affected by various factors, such as ambient temperature.

[0021] An adder 300 adds the gate voltage VG to a received video signal VS and supplies the result as a video signal VS' to a drive unit 150. At this time, the value indicating a maximum luminance level in the video signal VS is denoted as VM, and the value indicating a minimum luminance level is denoted as -VM.

[0022] The drive unit 150 selectively applies scanning pulses to the scanning lines A_1 through A_n of the display panel 10 in sequence. Furthermore, the drive unit 150 generates pixel data pulses DP_1 through DP_m based on the video signal VS' corresponding to horizontal scanning lines in synchronization with the timings at which the scanning pulses are applied, and applies the generated pixel data pulses to data lines B_1 through B_m . Each of the pixel data pulses DP has a pulse voltage based on the luminance level indicated by the video signal VS' . Pixel data is written to the EL devices connected to the scanning line A to which a scanning pulse is applied. The FET 11 in the EL unit E to which the pixel data is written turns ON in response to the scanning pulse, and applies the pixel data pulse DP supplied via the data line B to the gate G of the FET 12 and the capacitor 13. The FET 12 produces a light emission drive current based on the pulse voltage of the pixel data pulse DP and applies the produced current to the EL device 15. With the light emission drive current, the EL device 15 emits light at a luminance based on the pulse voltage of the pixel data pulse DP . Meanwhile, the capacitor 13 is charged by the pulse voltage of the pixel data pulse DP . The charging operation maintains the capacitor 13 at the voltage level corresponding to the luminance level indicated by the video signal VS' , causing pixel data to be written. When the pixel data has been written, the FET 11 turns OFF and the supply of the pixel data pulse DP to the gate G of the FET 12 is stopped. However, the voltage held at the capacitor 13 mentioned above continues to be applied to the gate G of the FET 12, so that the FET 12 continues to supply the light emission drive current to the EL device 15. This means that, even after the writing of the pixel data has been completed, the EL device 15 continues to emit light at a luminance based on the luminance level indicated by the video signal VS' . Thus, an image is displayed on the screen of the display panel 10 on the basis of the received video signal VS .

[0023] The drive unit 150 drives the display panel 10 as described above, and also supplies the sample pulses SP to the gate voltage monitoring circuit 200 at predetermined intervals to correct changes in the luminance of the display panel 10 caused by a temperature change or time-dependent change.

[0024] The descriptions will now be given of the luminance correcting operation performed by the gate voltage monitoring circuit 200 and the adder 300 in response to the sample pulses SP .

[0025] First, when the sample pulse SP is supplied to the gate voltage monitoring circuit 200, the FET 203 turns ON, and the reference current I_{REF} for causing the EL device 201 to emit light at the 50% luminance passes between the source S and the drain D of the FET 202. Then, the gate voltage for passing the reference current I_{REF} between the source S and the drain D of the FET 202 is generated at the gate G of the FET 202. In other words, the gate voltage for causing the EL device 201 to emit light at the 50% luminance is applied to the gate

G of the FET 202. The sample holding circuit 206 captures and stores the gate voltage of the FET 202 in response to the sample pulse SP , and supplies the gate voltage as the gate voltage VG to the adder 300.

[0026] The constructions of the EL device 201, the FET 202, and the capacitor 205 provided in the gate voltage monitoring circuit 200 are identical to those of the EL device 15, the FET 12, and the capacitor 13 formed in each EL unit E . Thus, the voltage to be applied to the gate G of the FET 12 to cause the EL device 15 to emit light at the 50% luminance at a current temperature is measured as the gate voltage VG by the gate voltage monitoring circuit 200.

[0027] The adder 300 adds the gate voltage VG to the video signal VS so as to produce a video signal VS' obtained by making a correction to compensate for the change in the luminance of the display panel 10 caused by a temperature change or time-dependent change.

[0028] The video signal VS indicates the minimum to maximum luminance levels within the range from $-VM$ to VM , as mentioned above. Hence, the video signal VS' determined by adding the gate voltage VG to the video signal VS takes the values within the range defined below:

$$[-VM+VG] \leq VS' \leq [VM+VG]$$

[0029] The intermediate value of the above range is obtained by:

$$\{[VM+VG] + [-VM+VG]\}/2 = VG$$

[0030] Thus, the video signal VS' is the signal that has been corrected so that the central value of the range of luminance levels is always equal to the value of the voltage to be applied to the gate G of the FET 12 to cause the EL device 15 to emit light at the 50% luminance. In other words, to cause the EL device 15 to emit light at the 50% luminance, the video signal VS is corrected on the basis of the gate voltage VG to be applied to the gate G of the FET 12 so as to obtain the video signal VS' .

[0031] Therefore, driving the display panel 10 according to the video signal VS' makes it possible to obtain a display image having a proper luminance level, accommodating changes in ambient temperature and time-dependent changes.

[0032] In the above embodiment, the value of the gate voltage to be applied to the gate G , which is the control end of the FET 12, to cause the EL device 15 to emit light at the 50% luminance is used as the reference. However, the reference does not have to be the gate voltage obtained for the light emission at 50% luminance.

[0033] In short, other gate voltages may be used as the reference as long as a gate voltage VG_K to be applied to the control end (gate G) of the FET 12 is meas-

ured, and the input video signal is corrected so that the value of K% of the maximum luminance level indicated by a video signal is equal to the gate voltage VG_K when causing the EL device 15 to emit light at the K% luminance.

[0034] Alternatively, a gate voltage VG_L to be applied to the gate G of the FET 12 to cause the EL device 15 to emit light at a luminance of, for example, 10%, at a current temperature, and a gate voltage VG_H to be applied to cause the EL device 15 to emit light at a luminance of 90% may be measured, and an input video signal may be corrected on the basis of these gate voltages VG_L and VG_H .

[0035] Fig. 5 shows the construction of an EL display apparatus according to another embodiment of the present invention made in view of the above.

[0036] The display panel 10 shown in Fig. 5 has the same construction as those shown in Fig. 3 and Fig. 4, and the driving operation of the display panel 10 performed by a drive unit 150' is also the same as that by the drive unit 150 shown in Fig. 3; hence, the explanation thereof will be omitted.

[0037] Referring to Fig. 5, while driving the display panel 10 described above, the drive unit 150' supplies sample pulses SP1 and SP2 in sequence to a gate voltage monitoring circuit 200' as necessary to compensate for a change in the luminance of the display panel 10 caused by a temperature change and a time-dependent change.

[0038] Fig. 6 shows the configuration of the gate voltage monitoring circuit 200'.

[0039] Referring to Fig. 6, a drain D of a FET 202 is connected to one end of a monitoring EL device 201, and reference current sources 204a and 204b are connected to the other end thereof. The reference current source 204a generates a reference current IL_{REF} for causing the EL device 201 to emit light at 10% of its maximum luminance level. The reference current source 204b generates a reference current IH_{REF} for causing the EL device 201 to emit light at 90% of its maximum luminance level. An FET 207a turns ON in response to the sample pulse SP1 supplied from the drive unit 150' to pass the reference current IL_{REF} produced by the reference current source 204a to the EL device 201. A FET 207b turns ON in response to the sample pulse SP2 supplied from the drive unit 150' to pass the reference current IH_{REF} produced by the reference current source 204b to the EL device 201. A power potential V_c is applied to a source S of the FET 202 via an anode power bus line 16, and a capacitor 205 is connected between a gate G and the source S. A sample holding circuit 206a captures and stores the voltage of the gate G of the FET 202 in response to the sample pulse SP1 supplied, and outputs the voltage as a gate voltage VG_1 . A sample holding circuit 206b captures and stores the voltage at the gate G of the FET 202 in response to the sample pulse SP2 supplied, and outputs the voltage as a gate voltage VG_2 .

[0040] A luminance modulator circuit 400 modulates the video signal VS to produce a video signal VS' so that its level when the luminance represented by a video signal VS' is 10% of the maximum luminance level is equal to or corresponds to the gate voltage VG_1 and its level when the luminance represented by the video signal VS' is 90% of the maximum luminance level is equal to or corresponds to the gate voltage VG_2 .

[0041] Essential point is that the voltage level of the pixel data pulse DP supplied through the data line B (each of pixel data pulse DP_1 - DP_m supplied through the data lines B_1 - B_m shown in Fig. 5) becomes equal to VG_1 when the luminance represented by a video signal VS' is 10% of the maximum luminance level, and becomes equal to VG_2 when the luminance represented by the video signal VS' is 90% of the maximum luminance level.

[0042] In the above embodiment, the gate voltage monitoring circuit 200 is formed outside the display panel 10. Alternatively, however, the function of the gate voltage monitoring circuit 200 may be incorporated in one of the EL devices formed in the display panel 10. In this case, it is possible to selectively perform a normal display operation or the gate voltage monitoring operation described above by providing a selector switch in the EL device.

[0043] Fig. 7 shows an example of the internal construction of the EL unit E incorporating the function of the gate voltage monitoring circuit 200.

[0044] Referring to Fig. 7, a FET 11, a FET 12, a capacitor 13, and an EL device 15 have the same constructions as those of the module making up the EL unit E shown in Fig. 2. An FET 203, a reference current source 204, and a sample holding circuit 206 shown in Fig. 7 have the same constructions as those of the module making up the gate voltage monitoring circuit 200 shown in Fig. 4.

[0045] The EL unit E shown in Fig. 7 is provided with a switch 208 for selectively carrying out the basic operation of the EL unit E or the operation as the gate voltage monitoring circuit 200. The switch 208 is set either to a mode in which a ground potential GND is applied to a cathode end of the EL device 15 or to a mode in which the reference current source 204 is connected to the cathode end of the EL device 15. This means that the switch 208 is set to the mode in which the ground potential GND is applied to the cathode end of the EL device 15 while no sample pulse SP is being supplied from a drive unit 150. At this time, none of the FET 203, the reference current source 204, and the sample holding circuit 206 operate, so that the EL unit E shown in Fig. 7 performs its basic operation, as mentioned above.

[0046] While the sample pulse SP is being supplied from the drive unit 150, the switch 208 is set to the mode in which the reference current source 204 is connected to the cathode end of the EL device 15. Furthermore, the supply of the sample pulse SP causes the FET 203 to turn ON, and the reference current I_{REF} for causing

the EL device 15 to emit light at the 50% luminance to pass between the source S and the drain D of the FET 12. The gate voltage for passing the reference current I_{REF} between the source S and the drain D of the FET 12 appears at the gate G of the FET 12. In other words, the gate voltage for causing the EL device 15 to emit light at the 50% luminance is applied to the gate G of the FET 12. A sample holding circuit 206 captures and stores the gate voltage of the FET 12 in response to the sample pulse SP, and outputs the captured and stored gate voltage as the gate voltage VG.

[0047] Thus, the EL unit E shown in Fig. 7 carries out the operation as the gate voltage monitoring circuit 200 as mentioned above in response to the supply of the sample pulse SP.

[0048] As described above, the display apparatus in accordance with the present invention is provided with the monitoring circuit constituted by a monitoring luminescent device, a reference current source for generating a reference drive current for causing the monitoring luminescent device to emit light at a luminance of K% of a maximum luminance level, a transistor for supplying the reference drive current to the monitoring luminescent device, and a switch for connecting the output end of the reference drive current and the control end of the transistor. An input video signal is corrected so that it has a level according to the voltage value on the control end of the monitoring luminescent device driving transistor when the luminance represented by the video signal is K% of the maximum luminance level.

[0049] Thus, according to the present invention, an image can be displayed at a proper luminance based on a received video signal, independently of a temperature change or a time-dependent change.

a video signal corrector for correcting the video signal so that a voltage value on a control end of said first transistor is equal to the voltage value on the control end of the second transistor when a luminance indicated by the video signal is K% of the maximum luminance level.

2. The display apparatus according to Claim 1, wherein the video signal corrector is an adder that adds the voltage value on the control end of the second transistor to the video signal.
3. The display apparatus according to Claim 1, wherein the switch is turned ON at predetermined intervals to connect the output end of said second transistor to output the reference drive current and the control end of said second transistor.
4. The display apparatus according to Claim 1, further comprising means for capturing and retaining a voltage value on the control end of the second transistor at predetermined intervals, and supplying the voltage value to the video signal corrector.
5. The display apparatus according to Claim 1, wherein the luminescent device is an electroluminescent device.

Claims

1. A display apparatus comprising:

a display panel constituted by luminescent pixel units arranged in a matrix pattern, each of said luminescent pixel units including a first transistor for generating a drive current based on a video signal and a luminescent device that emits light at a luminance based on the drive current;
 a monitoring luminescent device;
 a reference current source generating a reference drive current that causes the monitoring luminescent device to emit light at a luminance of K% of a maximum luminance level;
 a second transistor for supplying the reference drive current to the monitoring luminescent device;
 a switch for connecting an output end of the reference drive current in the second transistor and a control end of the second transistor; and

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6





FIG. 7





European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 02 01 6290

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
P,A	GB 2 360 870 A (SEIKO EPSON CORP) 3 October 2001 (2001-10-03) * abstract * * page 1, line 10 - page 2, line 22; figures 2A,3 * * page 4, line 19 - page 5, line 17; figure 9 *	1-5	G09G3/28 G09G3/32
P,A	US 6 356 029 B1 (HUNTER IAIN M) 12 March 2002 (2002-03-12) * abstract * * column 1, line 10 - column 2, line 58; figure 5 * * column 7, line 58 - column 8, line 50 * * claim 1 *	1-5	
P,A	EP 1 170 719 A (SEIKO EPSON CORP) 9 January 2002 (2002-01-09) * abstract; figure 2 *	1-5	
P,A	EP 1 005 013 A (LUCENT TECHNOLOGIES INC) 31 May 2000 (2000-05-31) * column 1, line 3 - column 3, line 23 * * column 7, line 39 - column 8, line 21; figures 4,7,9 *	1-5	TECHNICAL FIELDS SEARCHED (Int.Cl.7) G09G
P,A	US 2002/047550 A1 (TANADA YOSHIFUMI) 25 April 2002 (2002-04-25) * abstract * * paragraph [0002] - paragraph [0013] * * paragraph [0027] - paragraph [0031]; figure 1 *	1-5	
The present search report has been drawn up for all claims			
Place of search MUNICH		Date of completion of the search 24 October 2002	Examiner Wolff, L
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document	

EPC F 351M 1503 03 82 (P01C01)

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 02 01 6290

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

24-10-2002

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
GB 2360870 A	03-10-2001	GB 2364592 A	30-01-2002
		GB 2364593 A	30-01-2002
		WO 0175853 A1	11-10-2001
US 6356029 B1	12-03-2002	WO 0126087 A1	12-04-2001
		EP 1135764 A1	26-09-2001
EP 1170719 A	09-01-2002	EP 1170719 A1	09-01-2002
		WO 0205255 A1	17-01-2002
		US 2002021293 A1	21-02-2002
EP 1005013 A	31-05-2000	US 6384804 B1	07-05-2002
		DE 69900197 D1	30-08-2001
		DE 69900197 T2	22-11-2001
		EP 1005013 A1	31-05-2000
		JP 2000163015 A	16-06-2000
US 2002047550 A1	25-04-2002	JP 2002169511 A	14-06-2002

EPO FORM P455

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82